Abstract| Experimental data describing circuit and physical design issues that in uence the noise immunity of digital latches in mixed-signal smart power circuits are described and discussed. The principal result of this paper is the characterization of the conditions under which substrate noise generated by high power analog circuitry a ects digital latches. The experimental data characterize a variety of di erent noise mitigation techniques for the particular process technology, circuit structures, signal clocking interdependencies, and related conditions.
I. Introduction
The correct operation of integrated circuits can be greatly a ected by noise, and in particular on-chip substrate coupling noise. Existing research in substrate coupling noise in mixed-signal circuits has concentrated on the problem of the digital circuitry in uencing highly sensitive analog circuitry 1 6 . The noise immunity of digital circuits in a smart power environment requires investigation in order to develop reliable design techniques for these mixed-signal systems. Currently, substrate coupling noise does not create a problem in deep submicrometer DSM digital processes, but as these technologies continue to scale, substrate coupling noise in DSM CMOS circuits will also require specialized noise mitigation techniques. The interaction between the high power analog circuitry and the digital latches where both are on the same monolithic substrate is graphically shown in Fig. 1 . This problem is the topic of this paper. The primary objectives are to investigate the principal processes that generate, transmit, and receive noise in mixed-signal smart power circuits in a high voltage process 7 , and to develop techniques to minimize substrate coupling between the analog and digital circuit components.
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The test circuits are described in Section II. The test conditions and set-up are reviewed and discussed in Section III. In Section IV, the test results are presented and discussed. Some conclusions are o ered in Section V.
II. Basic elements
A n umber of test circuits have been designed and fabricated in a high voltage NMOS process 7 . A microphotograph of a test circuit from the main group of test circuits is shown in Fig. 2 , and the corresponding oorplan is shown in Fig. 3 . Eight groups of analog power drivers, each group containing eight individual drivers, are shown. Each driver is logically selected and driven by the select registers and predrivers blocks. Thirty-two serially connected registers along the length of the chip are used to monitor the generated noise. Other test con gurations place the sensitive registers between two groups of power drivers, or below the power drivers. All the registers are master-slave and use a double phase clock distributed from an internal non-overlapping clock generator derived from an external clock signal. 
III. Test conditions and experimental set-up
A v ariety of di erent issues have been evaluated in order to study substrate coupling in smart power systems. These issues are summarized in Table I . Each test conguration is evaluated individually and in combination. The experimental set-up is depicted in Fig. 4 . The auxiliary equipment includes power supplies, multimeters, an oscilloscope, a printer, and a Sun Sparc2 workstation. No. Issue 1.
Generated noise dependency on power driver voltage and current 2.
Received noise dependency on sensitive register position and orientation 3.
Received noise dependency on substrate contact placement and layout 4.
Generated noise dependency on the time during which the power drivers are on 5.
Received noise dependency on power drivers on o "timing with respect to register clocking 6.
Noise spreading dependency on chip temperature 7.
Received noise dependency on ground layout and connectivity 8.
The dependency of the generated noise on the number of active p o wer drivers IV. Test results and discussion
As described in the literature on substrate coupling in mixed signal systems 1 6 , the noise receptor typically consists of a current source a transistor with a load resistor. In the experiments described in this paper, however, where the analog circuitry a ects the digital circuitry, the sensitive circuitry consists primarily of latched inverters Fig. 5a . The load is active, and generally consists of a depletion mode NMOS transistor. The noise source consists of high power drivers see Fig. 5b . In digital switched induced substrate coupling noise 1 5 , experimentally observed noise waveforms due to the switching digital logic blocks have been reported. These waveforms are compared with simulation results using MEDICI 8 . A t ypical noise waveform is shown in Fig. 6 . A similar noise waveform has been experimentally observed in the smart power circuits discussed in this paper. In the results presented here, Vpp see Fig. 6 is signi cant only if it changes the logic state of the sensitive or victim digital circuit. Accordingly, in all the experimentally obtained data, the noise level represents the number of registers affected by the substrate noise expressed as the percentage of the total number of target registers. The observed tolerance to noise for both the static and dynamic registers which are physically placed as shown in Fig. 3 is summarized in Table II . The noise tolerance is dependent on speci c circuit details such as the nature of the latches, circuit di erences between the master and slave latches, transistor sizes, and noise margins of the logic family. For static registers, the noise tolerance improves for the 3 and 4 clocking regimes the exterior input clock is high when the power drivers turn o as shown in Fig. 7 if the sensitive registers are placed between two power driver groups called the middle groups. The noise tolerance is particularly improved when the registers are placed below the power drivers called the lower groups. The cause of this improved tolerance can be attributed to the following reasons:
The substrate contacts of the power drivers of the middle and lower groups are physically closer to the target registers 4 .
The main group of circuits, as shown in Fig. 3 , contain no substrate contacts between the power drivers and the registers due to the power resistors. For the middle and lower groups there are substrate contacts between the power drivers and registers, improving the noise behavior.
The ground distribution routing criteria for noise immunity 6, 9 improves in the order of the main, middle, and lower groups. Accordingly, the noise immunity for the lower group is better than the middle group, which i s better than the main group.
The orientation of the registers 2 is changed with respect to the noise source. When the depletion transistors are closer to the noise source, the noise behavior is improved by up to 10 versus the case when the enhancement and pass transistors are closer to the noise source. Test chips with vertical distances between 70 m and 500 m see Fig. 3 , and up to an 3000 m horizontal distance between the sensitive registers and the power drivers are considered and evaluated for each of the 32 registers. The in uence of distance on the noise is graphically shown in Fig. 9 . No signi cant in uence is noted for very large distances, because of the signi cantly decreased noise 1, 2 . The speci c registers of the 32 that are a ected depend a great deal on which group of drivers is active. It is shown that a speci c group of active drivers has a di erent in uence over speci c registers depending on the particular clocking regime, as described in Fig. 7 . In Fig. 10 , this in uence is shown for the case where the group 2 drivers are active see Fig. 3 . Test results demonstrate that the closer the active group is to the right of the chip, the less the register distribution is a ected by noise. For example, when the group 5 drivers are active, the distribution of a ected registers as a function of clocking regime is more centered.
E ective substrate contact placement reduces the substrate noise and biasing, while incorrect placement of the substrate contacts can actually increase the noise 1 4, 6 . Ground routing to obtain a uniform substrate bias during switching improves the noise immunity. For the particular functionally imposed ground routing and substrate contact placement, a ground biasing e ect is noted due to the high currents that are switched. This e ect in uences the logic circuits and biases the substrate. The generated noise increases as the time during which the power drivers are on increases. Times larger than 5 s for high voltages generate excessive power dissipation. The generated noise increases as the driver power supply voltage and current increases, as shown in Fig. 11 . The received noise increases by less than 5 for static registers when the chip temperature is varied between 25 o C and 55 o C. This variation is even more insignicant for dynamic registers. For temperatures greater than 60 o C, however, the proper operation of the circuit is signi cantly a ected.
Under these test conditions, the noise tolerance of both the static and dynamic registers signi cantly deteriorates when the analog high power and digital grounds are connected o -chip. This behavior is due to the fact that for on-chip connected grounds, the internal nodes of the circuit are discharged to a positively biased ground level due to the high switching currents. This voltage level can be su cient to leave the circuit operational in the una ected state once the switching process is complete. This e ect is strongly dependent o n the distribution of the analog high power and digital ground lines. Also, the bouncing of the high-power ground due to the high switching currents with respect to the digital ground generates extra noise due to a modulation e ect of the gate voltage of the power driver.
Finally and not surprisingly, the generated noise increases as the number of drivers that are active increases. This behavior is experimentally shown in Fig. 12 . 
V. Conclusions
Fundamental questions with respect to the noise characteristics of digital circuitry in a smart power mixedsignal environment are answered. The behavior of the static and dynamic NMOS registers is analyzed under a variety of conditions. Multiple circuit and physical aspects, as well as temperature, power distribution, and clocking regimes, are experimentally analyzed and the behavior explained. Circuit, device, and physical design rules to minimize the e ects of substrate coupling noise in high power mixed-signal systems are presently being developed based on the experimental data and related observations.
